mirror of
https://github.com/subhobhai943/SUB-OS.git
synced 2026-10-25 16:52:29 +00:00
- Support ARMv8i / ARM32 (AArch32) baremetal target with arm-linux-gnueabihf toolchain - Implement ARMv8i boot entry point, banked exception mode stacks (IRQ, ABT, UND, SVC) - Implement 8 exception vectors, GICv2 distributor/CPU interface, CP15 Generic Timer (100 Hz), flat Section MMU - Support PL011 UART for early console & interactive LazyBox TTY input - Update Makefile with make armv8i_defconfig and automated cross-compilation - Update scripts/kconfig/menuconfig.py with dedicated armv8i options
69 lines
1.8 KiB
C
69 lines
1.8 KiB
C
#include <arch/armv8i/arch.h>
|
|
#include <arch/armv8i/gic.h>
|
|
#include <arch/armv8i/timer.h>
|
|
#include <arch/armv8i/uart.h>
|
|
#include <kernel/printk.h>
|
|
|
|
typedef struct {
|
|
uint32_t r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12;
|
|
uint32_t lr;
|
|
uint32_t spsr;
|
|
} armv8i_registers_t;
|
|
|
|
static void hex_to_str(uint32_t val, char* out) {
|
|
const char hex_chars[] = "0123456789ABCDEF";
|
|
out[0] = '0'; out[1] = 'x';
|
|
for (int i = 7; i >= 0; i--) {
|
|
out[2 + (7 - i)] = hex_chars[(val >> (i * 4)) & 0xF];
|
|
}
|
|
out[10] = '\0';
|
|
}
|
|
|
|
void armv8i_undef_handler(armv8i_registers_t* regs) {
|
|
char buf[16];
|
|
hex_to_str(regs->lr, buf);
|
|
uart_pl011_puts("\n[KERNEL PANIC] ARMv8i Undefined Instruction at PC=");
|
|
uart_pl011_puts(buf);
|
|
uart_pl011_puts("\n");
|
|
while (1) { __asm__ volatile("wfi"); }
|
|
}
|
|
|
|
void armv8i_svc_handler(armv8i_registers_t* regs) {
|
|
(void)regs;
|
|
}
|
|
|
|
void armv8i_pabt_handler(armv8i_registers_t* regs) {
|
|
char buf[16];
|
|
hex_to_str(regs->lr, buf);
|
|
uart_pl011_puts("\n[KERNEL PANIC] ARMv8i Prefetch Abort at PC=");
|
|
uart_pl011_puts(buf);
|
|
uart_pl011_puts("\n");
|
|
while (1) { __asm__ volatile("wfi"); }
|
|
}
|
|
|
|
void armv8i_dabt_handler(armv8i_registers_t* regs) {
|
|
char buf[16];
|
|
hex_to_str(regs->lr, buf);
|
|
uart_pl011_puts("\n[KERNEL PANIC] ARMv8i Data Abort at PC=");
|
|
uart_pl011_puts(buf);
|
|
uart_pl011_puts("\n");
|
|
while (1) { __asm__ volatile("wfi"); }
|
|
}
|
|
|
|
void armv8i_irq_handler(armv8i_registers_t* regs) {
|
|
(void)regs;
|
|
uint32_t iar = *(volatile uint32_t*)GICC_IAR;
|
|
uint32_t irq = iar & 0x3FF;
|
|
|
|
if (irq < 1020) {
|
|
if (irq == ARMV8I_TIMER_VIRT_IRQ) {
|
|
armv8i_timer_handle_irq();
|
|
}
|
|
*(volatile uint32_t*)GICC_EOIR = iar;
|
|
}
|
|
}
|
|
|
|
void armv8i_fiq_handler(armv8i_registers_t* regs) {
|
|
(void)regs;
|
|
}
|